

# Drivers with Normally Open & Normally Closed Switches



DG142 DG143

designed for . . .

- Switching High Frequencies
- Switching in Satellite Applications
- Portable, Battery Operated Circuits
- Low Signal Distortion Switching Circuits such as Audio Switching


## BENEFITS

- Higher Signal Bandwidth Switching Capabilities
  - OFF Isolation > 60 dB @ 1 MHz
- Better Radiation Resistance than PMOS Drivers
  - Bipolar Drivers
- Minimizes Standby Power Requirements
  - < 1 mW Standby Power
- Less Signal Distortion than CMOS or PMOS Switches
  - Constant ON Resistance

## DESCRIPTION


The DG142 contains four junction-type field-effect transistors designed to function as electronic switches. Level-shifting drivers enable low-level inputs (2 to 3 V) to control the ON-OFF state of the switches. The driver inputs are connected differentially so that with input IN<sub>2</sub> connected to a 2.5 voltage reference, a positive logic "0" at input IN<sub>1</sub> will turn switches 1 and 3 OFF and switches 2 and 4 ON. A positive logic "1" at IN<sub>1</sub> will turn switches 1 and 3 ON and switches 2 and 4 OFF. The normally-grounded V<sub>R</sub> terminal may be used as an "Inhibit" terminal, in which case all switches may be held OFF with a positive voltage applied to V<sub>R</sub>. In the ON state, each switch conducts equally well in either direction, has a series resistance of < 80 ohms, and a shunt leakage of < 2 nA. In the OFF state the switches will hold off voltages up to 20 V peak-to-peak. Switches have make-before-break action. The DG143 is similar to the DG142, except that it contains two FET switches instead of four. It is recommended that the DG191 and DG188 be used for new designs.

## PIN CONFIGURATIONS




ORDER NUMBER:  
DG142AL  
SEE PACKAGE 5

LOGIC	SW 1 SW 3	SW 2 SW 4
0	OFF	ON
1	ON	OFF




ORDER NUMBERS:  
DG142AP OR DG142BP  
SEE PACKAGE 11



ORDER NUMBER:  
DG143AL  
SEE PACKAGE 5

LOGIC	SW 1	SW 2
0	OFF	ON
1	ON	OFF





ORDER NUMBERS:  
DG143AP OR DG143BP  
SEE PACKAGE 11

\* Common to Substrate and Base of Package

SWITCH STATES ARE FOR  
V<sub>IN1</sub> = LOGIC "1" INPUT AND V<sub>IN2</sub> = 2.5 V BIAS  
(POSITIVE LOGIC)

## SCHEMATIC DIAGRAMS



Analog Switches



Siliconix



### ABSOLUTE MAXIMUM RATINGS

V+ to V-, VD or VS	36 V
VD or VS to V-	36 V
VD to VS	±22 V
V+ to VR	25 V
V+ to VIN1 or VIN2	25 V
VR to V-	25 V
VIN1 to VIN2	±6 V
VIN1 or VIN2 to VR	±6 V
VIN1 or VIN2 to V-	30 V
Current (Any Terminal)	30 mA

Storage Temperature	-65 to 150°C
Operating Temperature (A Suffix)	-55 to 125°C
(B Suffix)	-20 to 85°C

Power Dissipation*	
Flat Package**	750 mW
14 Pin DIP***	825 mW

\* All leads welded or soldered to PC board.

\*\* Derate 10 mW/°C above 75°C.

\*\*\* Derate 11 mW/°C above 75°C.

"Absolute Maximum Ratings are stress limits only. Exceeding these limits may cause device damage. Electrical Characteristics define the functional operating limits."

**ELECTRICAL CHARACTERISTICS** All DC parameters are 100% tested at 25°C. Lots are sample-tested for AC parameters and high and low temperature limits to assure conformance with specifications.

CHARACTERISTIC	MAX LIMITS						UNIT	TEST CONDITIONS, UNLESS NOTED: V+ = 12 V, V- = -18 V, VR = 0, VIN2 = 2.5V*		
	A SUFFIX			B SUFFIX						
	-55°C	25°C	125°C	-20°C	25°C	85°C				
1 2	rDS(on)	Drain-Source ON Resistance	80	80	150			Ω	VD = 10 V VD = 8 V	IS = -10 mA, VIN1 = 3 V* (SW1,3 ON), VIN1 = 2 V* (SW2,4 ON)
3 4	IS(off)	Source OFF Leakage Current		1	100			nA	VS = 10 V, VD = -10 V VS = 8 V, VD = -8 V	VIN1 = 2 V* (SW1,3 OFF), VIN1 = 3 V* (SW2,4 OFF)
5 6	ID(off)	Drain OFF Leakage Current		1	100			nA	VD = 10 V, VS = -10 V VD = 8 V, VS = -8 V	
7 8	ID(on) + IS(on)	Channel ON Leakage Current		-2	-100			nA	VD = VS = -10 V VD = VS = -8 V	
9 10 11 12	IIN1L IIN2L IIN1H IIN2H	Input 1 Current, Input 1 Voltage Low Input 2 Current, Input 2 Voltage Low Input 1 Current, Input 1 Voltage High Input 2 Current, Input 2 Voltage High	0.1 0.1 120 120	0.1 0.1 60 60	2 2 60 60	4 4 150 150	4 4 100 100	μA	VIN1 = 2 V* VIN2 = 2 V*, VIN1 = 2.5 V* VIN1 = 3 V* VIN2 = 3 V*, VIN1 = 2.5 V*	
13 14	ton toff	Turn-ON Time Turn-OFF Time		0.8 1.6			1 2	μs	See Switching Time Test Circuit	
15 16 17	CS(off) CD(off) CD(on) + CS(on)	Source OFF Capacitance Drain OFF Capacitance Channel ON Capacitance		** 2.4 Typ 2.4 Typ			** 2.4 Typ 2.8 Typ	pF	VS = 0, ID = 0 VD = 0, IS = 0 VD = VS = 0	f = 1 MHz
18	Off Isolation		Typ > 60 dB at 1 MHz**							RL = 75 Ω
19 20 21	I+ I- IR	Positive Supply Current Negative Supply Current Reference Supply Current		4.2 -2 -2.2			4.5 -2.2 -2.4	mA	VIN1 = 2 V* or VIN1 = 3 V*, One Channel ON	
22 23 24	I+ I- IR	Positive Supply Current Negative Supply Current Reference Supply Current		25 -25 -25			25 -25 -25	μA	VIN1 = VIN2 = 0.8 V*, All Channels OFF	



\*VIN must be a step function with a minimum rise and fall rate of 1 V/μs.

\*\*Typical values are for DESIGN AID ONLY, not guaranteed and not subject to production testing.

LODF + NC

### SWITCHING TIME TEST CIRCUIT

Switch output waveform shown for VS = constant with logic input waveform as shown. Note that VS may be + or - as per switching time test circuit. VO is the steady state output with switch on. Feedthrough via gate capacitance may result in spikes at leading and trailing edge of output waveform.





# TYPICAL CHARACTERISTICS


DG142 DG143

Analog Switches




Siliconix


$r_{DS(on)}$  vs Temperature




Capacitance vs  $V_D$




Switching Time vs  $V_D$  and Temperature




$I_{S(off)}$  vs Temperature




$V_{IN(th)}$  vs Temperature




Supply Current vs Temperature




"OFF" Isolation vs  $R_L$  and Frequency




Equivalent "OFF" Circuit




Typical delay, rise, fall, settling times, and switching transients in this circuit.



If  $R_{GEN}$ ,  $R_L$  or  $C_L$  is increased, there will be proportional increases in rise and/or fall RC times.








**PACKAGE 5**  
**14 LEAD FLATPAC (L)**  
**(BOTTOM BRAZE)**

**PIN 1 INDEX IS ONE OR MORE OF THE FOLLOWING**


- DOT (INK OR IMPRESSION) ON TOP AND/OR BOTTOM OF PACKAGE
- NOTCH OR HOLE IN PIN 1 VISIBLE FROM TOP AND/OR SIDE
- NOTCH IN END OF PACKAGE VISIBLE FROM TOP AND/OR BOTTOM

**ALL DIMENSIONS IN INCHES**  
*(ALL DIMENSIONS IN MILLIMETERS)*



**PACKAGE 11**  
14 LEAD DUAL IN LINE PACKAGE (P)  
(SIDE BRAZE)

[www.datasheetcatalog.com](http://www.datasheetcatalog.com)



**PACKAGE 12**  
16 LEAD DUAL IN LINE PACKAGE (P)  
(SIDE BRAZE)

**PIN 1 INDEX IS ONE OR MORE OF THE FOLLOWING**

- DOT (INK OR IMPRESSION) ON TOP OF PACKAGE
- NOTCH OR HOLE IN PIN 1 VISIBLE FROM TOP AND/OR SIDE
- NOTCH IN END OF PACKAGE VISIBLE FROM TOP AND/OR BOTTOM

**ALL DIMENSIONS IN INCHES**  
(ALL DIMENSIONS IN MILLIMETERS)